## Embedded distributed arithmetic based quaternions multiplier of paraunitary filter bank for lossless-to-lossy image coding N. A. Petrovsky 1, E. V. Rybenkov 2, A. A. Petrovsky 3

2017

Department of Computer Engineering, Belarusian State University of Informatics and Radioelectronics 6, P. Brovky str., 220013, Minsk, Belarus

**Keywords:** Quaternion, Filter bank, Distributed arithmetic, FPGA Embedded processor.

**Abstract:** This paper presents a systematic design of the integer-tointeger invertible quaternionic multiplier based on the block-lifting structure and pipelined embedded processor of the given multiplier using distributed arithmetic (DA) as a block of M-band linear phase paraunitary filter banks (LP PUFB) based on the quater- nionic algebra (Q-PUFB) for the lossy-to-lossless image coding. A bank Q-PUFB based on the DA block- lifting structure reduces the number of rounding operations and has a regular layout. Since the block-lifting structures with rounding operations can implement the integer-to-integer transform (Int-Q-PUFB). **Published in:** Microprocessors and Microsystems, Vol.52, pp. 510-522 – 2017. – DOI: 10.1016/j.micpro.2017.04.020.

## Internet link:

http://www.sciencedirect.com/science/article/pii/S0141933116304689?vi

<u>a%3Dihub</u>

https://doi.org/10.1016/j.micpro.2017.04.020