Skip navigation
Please use this identifier to cite or link to this item: https://libeldoc.bsuir.by/handle/123456789/28888
Title: Embedded distributed arithmetic based quaternions multiplier of paraunitary filter bank for lossless-to-lossy image coding
Authors: Petrovsky, N. A.
Rybenkov, E. V.
Petrovsky, A. A.
Keywords: публикации ученых;quaternion;filter bank;distributed arithmetic;FPGA Embedded processor
Issue Date: 2017
Publisher: Elsevier
Citation: Petrovsky, N. A. Embedded distributed arithmetic based quaternions multiplier of paraunitary filter bank for lossless-to-lossy image coding / N. A. Petrovsky, E. V. Rybenkov, A. A. Petrovsky // Microprocessors and Microsystems. – 2017. - Vol.52. - Рp. 510 - 522.
Abstract: This paper presents a systematic design of the integer-to-integer invertible quaternionic multiplier based on the block-lifting structure and pipelined embedded processor of the given multiplier using distributed arithmetic (DA) as a block of M-band linear phase paraunitary filter banks (LP PUFB) based on the quater- nionic algebra (Q-PUFB) for the lossy-to-lossless image coding. A bank Q-PUFB based on the DA block- lifting structure reduces the number of rounding operations and has a regular layout. Since the block-lifting structures with rounding operations can implement the integer-to-integer transform (Int-Q-PUFB).
URI: https://libeldoc.bsuir.by/handle/123456789/28888
Appears in Collections:Публикации в зарубежных изданиях

Files in This Item:
File Description SizeFormat 
Petrovsky_Embedded.pdf128.94 kBAdobe PDFView/Open
Show full item record Google Scholar

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.